

08/16/00  
JC902 U.S. PRO

08-17-00

08/16/00  
JC902 U.S. PRO  
09/640118

NEW UTILITY PATENT APPLICATION TRANSMITTAL AND FEE SHEET

In re application of:	G. Glenn Henry, Terry Parks
Docket:	CNTR:1356
For:	TRANSLATOR BYPASS MODE FOR NATIVE INSTRUCTIONS

Box Patent Application  
Assistant Commissioner for Patents  
Washington, D.C. 20231

Transmitted herewith for filing under 35 U.S.C. § 111(a) and 37 CFR § 1.53(b)(1) are:


- ☒ 52 pages of written description, claims and abstract  
☒ 16 sheets of drawings.  
☒ executed declaration of the inventors and combined power of attorney.  
☒ an assignment of the invention to IP First LLC, with cover page.  
☒ fee sheet and transmittal  
☐ a verified statement to establish small entity status under 37 CFR §§ 1.9 and 1.27.  
☐ information disclosure statement  
☐ preliminary amendment  
☐ other: \_\_\_\_\_

FEE CALCULATION					FEE
Basic Filing Fee:					\$ 690
Independent Claims:	3	- 3 =	0	x \$78 =	\$ 0
Total Claims:	24	- 20 =	4	x \$18 =	\$ 72
Total Filing Fee:					\$762.00


☒ A check in the amount of **\$762.00** to cover the filing fee is enclosed.

☐ This application is a ☐ Continuation ☐ Divisional ☐ Continuation-in-part (CIP) of prior application

Respectfully submitted,

  
James W. Huffman  
Registration No. 35,549  
1832 N. Cascade  
Colorado Springs, CO 80907  
719.475.7103  
719.623.0141 fax  
jim@huffmanlaw.net

Date: 8/16/00

"EXPRESS MAIL" mailing label number EL239132135  
Date of Deposit 8/16/00. I hereby certify that this paper is  
being deposited with the U.S. Postal Service Express Mail Post Office to  
Addressee Service under 37 C.F.R. §1.10 on the date shown above and is  
addressed to the U.S. Commissioner of Patents and Trademarks,  
Washington, D.C. 20231  
By: 

## by

**Terry Parks**

Address correspondence to:

James W. Huffman  
1832 N. Cascade Ave.  
Colorado Springs, CO 80907

**TRANSLATOR BYPASS MODE FOR NATIVE INSTRUCTIONS**

by

**G. Glenn Henry****Terry Parks**

5

**BACKGROUND OF THE INVENTION***1. Field of the Invention*

This invention relates in general to the field of instruction processing in computer systems, and more particularly to an apparatus that allows a microprocessor to execute application programs directly from memory, where the application programs are coded using native micro instructions.

*2. Description of the Related Art*

Microprocessors execute application programs in order to automate certain tasks such as regulating the temperature of a heating element within a coffee maker, controlling the distribution of money from an automated teller machine, or processing numbers on a spreadsheet according to an operator-entered formula on a desktop computer.

The programming instructions used to write application programs for early microprocessors were unique to each

particular microprocessor. For example, The Intel® 4004 microprocessor, produced in the early 1970's, had 46 instructions from which a programmer could choose to write application programs. And the programs that were written  
5 for the 4004 would only execute on the 4004.

Since the early 1970's, hundreds of different microprocessor designs have been developed. And while many of these microprocessors were original designs, some manufacturers attempted to capture market segments by  
10 developing clone microprocessors that were capable of executing application programs that were written to execute on a different microprocessor. The importance of being able to execute "legacy" applications reached a climax in 1979 when the Department of Defense (DoD) affirmed its  
15 substantial investment in applications programming by issuing MIL-STD-1750, a publication documenting the high-level design features of a conceptual 16-bit microprocessor for use in all future airborne and weapons systems. MIL-STD-1750 is referred to as an instruction set architecture  
20 (ISA) because, in addition to specifying architectural features of a microprocessor such as the types and number of addressable internal registers, it also precisely documented a set of programming instructions to be executed on the conceptual microprocessor. Thus, with the architectural  
25 standard already developed by the military, manufacturers

5

15

20

25

the Intel® 32-bit ISA. The 32-bit ISA, or x86 ISA, documents hundreds of programming instructions that can be used in a wide variety of addressing forms for processing data within a present day desktop computer. Today, many  
5 different manufacturers produce x86-compatible microprocessors. And the design of each of these x86-compatible microprocessors, as was the case for 1750 microprocessors, is tailored to underscore particular features such as complexity, power, speed, or cost.

10 To implement a physical microprocessor that conforms to a certain ISA, designers today employ a number of techniques, all of which are utterly transparent to an application programmer. Whereas the application programmer is concerned that a conforming microprocessor provide the  
15 documented types and number of internal registers, and that the microprocessor is capable of executing ISA instructions according to specification, he/she is generally not made aware of how such capabilities are provided. The hardware and internal logic devices documented within an ISA that  
20 must be made available for application programming are generally referred to as architectural resources. Hardware and logic provided within a microprocessor design to implement these architectural resources in a manner that favors some particular aspect of the design are called  
25 native resources. For example, the x86 ISA documents eight

architectural internal registers that can be explicitly prescribed by x86 macro instructions. Yet, one skilled in the art will appreciate that a present day x86-compatible microprocessor has hundreds of native registers that are used for a wide variety of purposes. But although the use of native resources in a present day microprocessor is prolific, the exercise of these native resources and the manner in which they are prescribed for use is not typically observable to an application programmer. This is because his/her applications are coded using macro instructions according to a particular ISA.

Hence, a present day microprocessor executes programs from memory that are coded using macro instructions. These macro instructions direct the use of various architectural resources, functions, and features within the microprocessor. But within cycles of fetching a macro instruction from memory, today's microprocessors decode, or translate, this macro instruction into corresponding native instructions. Native instructions are designed to efficiently and effectively utilize the native resources within the microprocessor to carry out the architectural operations prescribed by the macro instruction. For instance, a macro instruction prescribing a swap of the contents of two architectural registers may be translated into a sequence of three native instructions: a first native

instruction that retrieves the contents of a first architectural register and that stores the contents into a native register; a second native instruction that moves the contents of a second architectural register to the first architectural register; and a third native instruction that moves the contents of the native register to the second architectural register.

But whereas functions for exercising architectural resources within a present day microprocessor can be programmed and executed using macro instructions, the same cannot be said for the exercise of native resources. And from the standpoint of a production test engineer, the distinction between native resources and architectural resources in a microprocessor design is somewhat artificial at best: a register is a register, after all. If a register exhibits a failure mode, the microprocessor part must be tagged as a failed part, regardless of whether the register is native or architectural.

Yet, outside of a very small amount of native code that comprises built in self test (BIST) that is hard-coded into a microprocessor, all other test programs must be developed using macro instructions because today's microprocessors are only capable of executing programs from memory that are written in macro code. Macro instructions do not provide



for the explicit prescription of any native resource. Consequently, native resource test programs must indirectly prescribe native resources through the use of complex and sometimes unintelligible macro code sequences. As a result  
5 of the complexity surrounding the development of native resource test programs, an alarming number of deficiencies are resulting following mass distribution of some well-known microprocessor designs, primarily because comprehensive and understandable native resource test programs could not be  
10 developed to diagnose anomalies in these designs after they were committed to production.

Therefore, what is needed is an apparatus in a microprocessor that allows applications that are coded using native instructions to be executed directly from memory.

15 In addition, what is needed is a microprocessor whose native resources can be tested by externally provided test routines, where the test routines consist of sequences of native instructions.

Furthermore, what is needed is a microprocessor  
20 apparatus that allows native instructions, retrieved from memory, to bypass macro instruction decoding functions, thereby allowing the explicit prescription of native resources by a test program.

SUMMARY

Accordingly, it is a feature of the present invention to provide an apparatus in a microprocessor for executing programmed native instructions that are provided directly to the microprocessor via an external instruction bus. The apparatus includes instruction translation logic and bypass logic. The instruction translation logic retrieves macro instructions provided via the external instruction bus, and decodes each of the macro instructions into associated native instructions for execution by the microprocessor. The bypass logic is coupled to the instruction translation logic, configured to disable said instruction translation logic. The bypass logic provides the programmed native instructions for execution by the microprocessor, thereby bypassing the instruction translation logic.

In another aspect, it is a feature of the present invention to provide an apparatus, for allowing a micro instruction to be directly provided from an external instruction bus to execution logic within a pipeline microprocessor. The apparatus has a translator and bypass logic. The translator receives macro instructions from a macro instruction bus, and translates each of the macro instructions into associated micro instructions. The associated micro instructions are provided to the execution

logic via a micro instruction bus. The bypass logic is coupled to the translator and routes the micro instruction to the execution logic. The bypass logic includes a mode detector and native instruction routing logic. The mode  
5 detector detects a native branch macro instruction, and directs that the translator cease instruction translation. The native instruction routing logic is coupled to the mode detector. The native instruction routing logic receives the micro instruction from the macro instruction bus, and  
10 provides the micro instruction to the micro instruction bus, thereby circumventing the translator.

In a further aspect, it is a feature of the present invention to provide a microprocessor for executing micro instructions directly from memory. The microprocessor  
15 includes translation logic, mode detection logic, and an instruction router. The translation logic receives macro instructions from the memory, and decodes the macro instructions into corresponding micro instructions for execution by the microprocessor. The mode detection logic  
20 is coupled to the translation logic. The mode detection logic detects bypass macro instructions, and directs the microprocessor to execute the micro instructions directly from the memory rather than via the translation logic. The bypass macro instructions include a native branch macro  
25 instruction and a native branch return macro instruction.

The native branch macro instruction directs that program control be transferred to a target address. The native branch return macro instruction directs that program control be transferred to a return address. The instruction router is coupled to the mode detection logic. The instruction router receives the micro instructions, and routes the micro instructions to execution logic, thereby bypassing the translation logic.

#### **BRIEF DESCRIPTION OF THE DRAWINGS**

These and other objects, features, and advantages of the present invention will become better understood with regard to the following description, and accompanying drawings where:

FIGURE 1 is a block diagram of a related art microprocessor illustrating the distinctions between architectural resources and native resources within the microprocessor.

FIGURE 2 is a timing diagram illustrating how a native register within the microprocessor of FIGURE 1 is exercised indirectly through execution of a macro instruction.

FIGURE 3 is a block diagram of a microprocessor according to the present invention that is capable of executing native instructions directly from memory.

FIGURE 4 is a block diagram illustrating translate stage logic within the microprocessor of FIGURE 3.

FIGURE 5 is a block diagram illustrating how programs consisting of native instructions are used to directly exercise native resources within the microprocessor according to the present invention.

FIGURE 6 is a timing diagram illustrating how a sample native instruction sequence is employed to directly prescribe tests for a particular native register within the microprocessor according to the present invention.

#### DETAILED DESCRIPTION

In view of the above background on how a present day microprocessor is composed of both architectural resources and native resources, several related art examples will now be discussed with reference to FIGURES 1 and 2. These examples illustrate the problems associated with developing comprehensive and straightforward programs for testing both kinds of resources. More specifically, after a microprocessor is in production, designing straightforward

programs to test native resources is especially difficult, because these programs must be coded using macro instructions that are not capable of directly specifying native resources. Following this discussion, a detailed  
5 description of the present invention will be provided with reference to FIGURES 3 through 6. The present invention overcomes the limitations of present day microprocessors by providing means whereby native instruction programs can be directly executed from memory, consequently enabling a  
10 programmer to explicitly prescribe tests for native resources.

Now referring to FIGURE 1, a block diagram 100 is presented of a related art microprocessor 110 illustrating the distinctions between architectural resources 118 and  
15 native resources 119 within the microprocessor 110. The block diagram 100 depicts a memory 101 from which the microprocessor 110 fetches macro instructions. The macro instructions are contained in specific locations 102, or addresses 102, within the memory 101 and are provided to the  
20 microprocessor 110 via an external instruction bus 103.

The microprocessor 110 includes instruction fetch logic 111 that provides output to a macro instruction bus 112. Fetched macro instructions are provided over the macro instruction bus 112 to instruction translation logic 113.

The instruction translation logic 113 within a present day microprocessor 110 generally comprises both a translator 114 and a control read-only memory (ROM) 115. In addition, a small portion of the control ROM 115 typically contains built in self test (BIST) native instructions 116. The instruction translation logic 113 issues native instructions over a native instruction bus 117 to both architectural resources 118 and native resources 119 within the microprocessor 110. Native instructions are also referred to as native code, micro instructions, micro code.

Application programs that executes on the microprocessor 110 are coded using macro instructions. Macro instructions are those programming instructions that conform to a particular instruction set architecture (ISA). An instruction set architecture documents the high-level design, i.e., the architectural resources 118, within a conceptual microprocessor. The ISA also documents a set of macro instructions that are to be used to exercise these resources 118. Architectural resources 118 typically specified in an ISA include features of the conceptual microprocessor (e.g., pipelining, parallelism, and compiler interaction), functions that the conceptual microprocessor must provide (e.g., arithmetic operations, string operations), the application programming environment for the conceptual microprocessor (e.g., 32-bit operands,

application protection mechanisms), the execution environment (e.g., types and number of general purpose and special purpose registers, and how memory is modeled), and the instruction set reference itself. The instruction set reference specifies, in detail, the macro instructions that conform to the ISA, their format, and how they are to operate on the conceptual microprocessor. Perhaps the most widely recognized ISA within the desktop computer industry is the Intel® 32-bit ISA, more commonly referred to as the x86 ISA. The x86 ISA applies to any microprocessor that is represented as an x86-compatible microprocessor.

In contrast however to conceptual microprocessors, microprocessor designers endeavor to develop and produce physical microprocessor embodiments, primarily so that their employers can sell these embodiments at a profit. To illustrate this point, it is noted that there have been many different physical microprocessor embodiments produced over the years that conform to the x86 ISA. And these microprocessors are manufactured by different companies. The differences between the microprocessor embodiments notwithstanding, one skilled in the art will appreciate that each of the microprocessors that conform to the x86 ISA is capable of executing programs that are coded using macro instructions from the x86 ISA. Adherence to a particular ISA enables a microprocessor manufacturer to develop and



produce improved microprocessor embodiments that can execute legacy application software, thus allowing the manufacturer to preserve a market segment while at the same time permitting the exploitation of technological advances in the art.

The controls that an ISA hold over a particular microprocessor embodiment 110, however, extend only to those features, functions, and resources that are observable through the execution of macro instructions conforming to the ISA. Accordingly, a microprocessor 110 in compliance with the particular ISA *must* implement those features, functions, and resources. But exactly *how* those features, functions, and resources are implemented is not controlled by the ISA. Consequently, different microprocessor embodiments, each complying with a specific ISA, can vary significantly with regard to how the specific ISA is implemented. For example, one microprocessor might implement the specific ISA in a manner such that power is conserved. Another microprocessor might implement the specific ISA so that throughput is maximized. Yet another microprocessor might implement the specific ISA so as to minimize complexity or cost.

A given microprocessor 110 typically implements an ISA by providing a number of native resources 119, in addition

to the architectural resources 118 specified by the ISA, where the native resources 119 are employed to realize the ISA in such a way that certain desirable attributes of the given microprocessor 110 are emphasized and other  
5 undesirable characteristics are suppressed. For instance, although the x86 ISA prescribes only eight architectural registers that can be exercised via the execution of x86 macro instructions, most present day x86-compatible microprocessors 110 are known to have over 100 native  
10 registers 119. These native registers 119 are used to achieve a wide variety of ends, all of which are transparent to an application software programmer. The employment of these native registers 119 and other native resources 119 within a given microprocessor embodiment 110 is directed  
15 through the use of unique native instructions. These native instructions are designed to directly and efficiently exercise the native resources 119 within the given microprocessor embodiment 110 to achieve an optimized implementation of a specific ISA.

20 Accordingly, in operation, the instruction fetch logic 111 retrieves the macro instructions 102 from the memory 103. The macro instructions 102 are sequentially provided to the instruction translation logic 113 over the macro instruction bus 112. The instruction translation logic 113  
25 decodes each of the provided macro instructions and

generates one or more corresponding native instructions whose execution accomplishes prescribed architectural operations using prescribed architectural resources 118. To accomplish an architectural operation, native instructions will very often command the use of several native resources 119 to perform certain sub-operations. Native instructions are provided to the execution logic 118, 119 in the microprocessor 110 via the native instruction bus 117.

To summarize the above discussion, macro instructions 102 are fetched from memory 101. But following their retrieval the macro instructions 102 are decoded, or translated, into corresponding native instructions. It is the native instructions that are executed by the execution logic 118, 119 within the microprocessor 110.

As noted above, present day instruction translation logic 113 utilizes both a translator 114 and a control ROM 115 to decode fetched macro instructions into corresponding native instruction sequences. For example, one particular macro instruction may be more easily detected and manipulated by the translator 114 to effect translation into a corresponding particular native instruction. In contrast, a native instruction sequence implementing the operations prescribed by a different macro instruction may be more effectively provided by merely storing the native sequence

within the control ROM 115 and retrieving the sequence when the different macro instruction is received over the macro instruction bus 112. The translator 114 and the control ROM 115 work together by coordinating the translation of macro instructions via a handoff signal, HANDOFF. Typically, the translator 114 initiates a handoff. It is beyond the scope of this application to provide an in-depth discussion of the techniques and apparatus that are employed within a present day microprocessor 110 to efficiently translate macro instructions into micro instructions. It is sufficient herein to appreciate that a typical microprocessor 110 employs both a translator 114 and a control ROM 115.

The BIST micro code 116 is a sequence of micro instructions that is automatically issued to the native instruction bus 117 upon initialization of the microprocessor 110. The BIST micro code 116 is designed to test both architectural resources 118 and native resources 119 within the microprocessor 110. The BIST code 116 is developed prior to the production of the microprocessor 110 and is thus burned into the control ROM 115 each time a microprocessor chip 110 is manufactured; BIST code 116 cannot be modified without modifying the microprocessor design. And with regard to initialization testing, from the standpoint of the microprocessor 110, there is in fact no real distinction between the testing of architectural

resources 118 and native resources 119, for a failure of either of these resources 118, 119 will most likely result in a malfunction of the microprocessor 110.

But there remain two important differences between  
5 testing architectural resources 118 and native resources 119 that severely hamper testing of the microprocessor 110 after its design has been committed to production. First, the amount of the BIST micro code 116 that is burned into the control ROM 115 is more often than not only the minimum  
10 number of native instructions that are required to flag a catastrophically failed part 110. This is because real-estate within a present day microprocessor 110 for logic circuits comes at a premium. And as is typically the case, circuit area is allocated to logic that implements essential  
15 and primary functions. Area for the implementation of ancillary functions such as BIST is allocated at a lower priority level. Consequently, BIST micro code 116 almost never provides for comprehensive diagnostic testing of native resources 119; the tests burned into the ROM 115 only  
20 enable a tester to make high-level GO/NO-GO decisions about the part 110.

The second important difference between testing architectural resources 118 and native resources 119 lies in the fact that once a microprocessor design 110 is committed

to production, the only manner in which supplemental testing of native resources 119 can be achieved is by developing test programs using macro instructions. And macro code does not allow a programmer to specify a native resource 119 for testing. Hence, to test a specific native resource 119, a sequence of macro instructions must be generated that indirectly utilizes that specific native resource 119 to achieve some directly specified architectural operation. In light of the inability to explicitly specify native resources 119 within macro instructions, it is an understatement to say that diagnostic programs today are exceedingly difficult to develop and perhaps more difficult to understand. An example of how native resources 119 are employed within the microprocessor 110 to perform an architecturally-prescribed operation is more specifically discussed with reference to FIGURE 2.

Referring to FIGURE 2, a timing diagram 200 is presented illustrating how a native register 119 within the microprocessor 110 of FIGURE 1 is exercised indirectly through execution of a macro instruction. The timing diagram 200 depicts two columns related to the flow of instructions through the microprocessor 110: a column entitled "Macro Ins Bus" and a column entitled "Native Ins Bus." The Macro Ins Bus column depicts macro instructions that have been retrieved from memory 101 by the fetch logic

111 and which are provided to the instruction translation logic 113 over the macro instruction bus 112. The Native Ins Bus column show the resulting native instructions that are generated by the instruction translation logic 113 and which are provided to the native instruction bus 117. Flow of the instructions is depicted with respect to cycles of a microprocessor clock signal. Non-relevant instructions before and after instructions of interest are designated by the marks "\*\*\*\*".

During cycle 1, an addition macro instruction, designated ADD [EAX],FFFFFFFFh, is provided to the instruction translation logic 113 over the macro instruction bus 112. More specifically, the addition macro instruction has a macro opcode, ADD, that directs the microprocessor 110 to execute an architectural function, addition of two operands. A first operand is contained within a location in data memory (not shown) whose address is prescribed by the contents of an architectural register 118, EAX. A second operand, FFFFFFFFFh, is provided within an immediate field of the addition macro instruction. The macro opcode also directs the microprocessor 110 to store the sum of the two operands in the memory location from which the first operand is retrieved.

Although the addition macro instruction prescribes a very straightforward operation involving the two operands, the implementation of this operation by the microprocessor 110 requires the execution of three specific sub-operations.

5 First, the first operand must be retrieved from data memory. Next, the sum of the two operands must be generated. Finally, the sum must be stored back to the location in data memory.

Accordingly, during cycle 2, the instruction

10 translation logic 113 provides a first native instruction, designated LD NR1,[EAX]. More specifically, a native opcode, LD, directs the microprocessor 110 to perform a native function, a load of the first operand from data memory. The address of the first operand is prescribed

15 within an architectural register 118, EAX. But to make the first operand available for the addition operation, the first micro instruction directs that the first operand be placed in a native register 119, designated NR1.

During cycle 3, the instruction translation logic 113

20 issues a second native instruction, designated ADD NR1,NR1,FFFFFFFFh, over the native instruction bus 117. More specifically, a native opcode, ADD, commands the microprocessor 110 to sum the contents of the native register 119, NR1, with an immediate operand, FFFFFFFFFh. In



addition, the second micro instruction directs that the sum be written back to the native register 119, NR1.

During cycle 3, a third native instruction, designated ST [EAX],NR1, is issued over the native instruction bus 117 to the execution logic 118, 119. The third native instruction directs the microprocessor 110 to perform a native store operation to store the contents of the native register 119, NR1, to the location in memory prescribed by the contents of the architectural register 118, EAX.

10 Three cycles of the clock are required to execute the native instructions that are generated by the instruction translation logic 113 to accomplish the architectural operation prescribed by the addition macro instruction. This one-to-many mapping of macro instructions to  
15 corresponding native instructions is common, for most macro instructions required that several native instructions be generated to accomplish their prescribed operation. In fact, the translation of some macro instructions require the generation of hundreds of micro instructions.

20 In addition, it is noted that the native register 119, NR1, is used only as temporary storage for the first operand and for the sum. And although native registers 119 within a present day microprocessor 110 are typically used for such purposes, an application programmer is never alerted when a

native register 119 is employed because he/she observes the execution of a program at the macro instruction level.

From a testing point of view, however, it is essential to exercise all of the logic resources within the microprocessor 110, both architectural resources 118 and native resources 119. Yet as the example of FIGURE 2 so illustrates, the only means for effecting a test on a native register 119, *after the microprocessor has been committed to production*, is through the use of macro instructions. And as has been noted earlier, macro instructions do not provide for the explicit specification of native resources 119. Consequently, the generation of diagnostic programs to test native resources 119 within a microprocessor 110 typically requires a great deal of skill: knowledge about how and when specific native resources 119 are employed to accomplish certain architectural functions, and the skill to write macro code sequences—often complex sequences—to establish the conditions whereby the functions of a given native resource 119 can be isolated and exercised.

As a result, native resource test programs today often seem complex and mysterious to the uninformed. And because of the complexity surrounding the development of native resource tests through the use of macro instructions, these test programs are frequently fraught with error. One

skilled in the art will appreciate that the development of native resource test programs is a problem that continues to plague the industry.

The present invention overcomes the problems noted  
5 above by providing a microprocessor that is capable of executing native instructions directly from memory. As a result, straightforward and understandable test programs can be developed, after a design has been committed to production, to comprehensively test native resources. This  
10 is because these native resources can be explicitly prescribed via native instructions within a test program. The present invention is now discussed with reference to FIGURES 3 through 6.

Referring to FIGURE 3, a block diagram 300 is presented  
15 of a microprocessor 310 according to the present invention that is capable of executing native instructions 304 directly from memory 301. The block diagram 300 depicts the memory 301 from which the microprocessor 310 fetches macro instructions 302. The macro instructions 302 are provided  
20 to the microprocessor 310 via an external instruction bus 303. And in contrast to a present day microprocessor, the microprocessor 310 according to the present invention is also capable of retrieving native instructions 304 from the memory 301 via the external instruction bus 303.

The microprocessor 310 includes instruction fetch logic 311 that provides an output to a macro instruction bus 312. Fetched macro instructions and fetched native instructions are provided over the macro instruction bus 312 to translate stage logic 323. Within the translate stage logic 323, instructions are distributed to instruction translation logic 313 and bypass logic 321. The bypass logic 321 is coupled to the instruction translation logic 313 via a bypass signal group 322, BYPASS. The instruction translation logic 313 includes a translator 314 and a control ROM 315. In addition, a small portion of the control ROM 315 contains built in self test (BIST) native instructions 316. The translate stage logic 323 issues native instructions over a native instruction bus 317 to both architectural resources 318 and native resources 319 within the microprocessor 310.

The microprocessor 310 according to the present invention is structurally similar to a present day microprocessor in that it implements an ISA by providing a number of native resources 319, in addition to those architectural resources 318 specified by the ISA, where the native resources 319 are employed to realize the ISA in such a way that certain desirable attributes of the given microprocessor design 310 are emphasized. But in addition to providing these native resources 319, the microprocessor

310 according to the present invention provides bypass logic 321 within the translate stage 323. The purpose of the bypass logic 321 is to route native instructions 304 retrieved from the memory 301 from the macro instruction bus 312 to the native instruction bus 317, thereby circumventing the function performed by the instruction translation logic 313.

During normal execution of an application program, the instruction fetch logic 311 retrieves the macro instructions 302 from the memory 303. The retrieved macro instructions are sequentially provided to the translate stage logic 323 over the macro instruction bus 312. The instruction translation logic 313 decodes each of the macro instructions and generates one or more corresponding native instructions whose execution accomplishes prescribed architectural operations using prescribed architectural resources 318. And similar to the operation of a conventional microprocessor, within the microprocessor 310 according to the present invention native instructions will often utilize native resources 319 to perform certain sub-operations. The native instructions are thus provided to the execution logic 318, 319 in the microprocessor 310 via the native instruction bus 317. Hence, in a normal operating mode, macro instructions 302 are fetched from memory 301. The macro instructions 302 are decoded into corresponding native

instructions. And the native instructions are executed by the execution logic 318, 319.

004031600  
009T00" 3T04960

5 The translator 314 and the control ROM 115 within the microprocessor 310 coordinate the translation of macro instructions 302 through use of a handoff signal, HANDOFF. In addition, the BIST micro code 316 within the control ROM 315 is automatically issued to the native instruction bus 317 upon initialization of the microprocessor 310. The BIST micro code 316 executes tests on both architectural  
10 resources 318 and native resources 319 within the microprocessor 110. The BIST code 316 is developed prior to the production of the microprocessor 310 and is burned into the control ROM 315 each time a microprocessor chip 310 is manufactured; BIST code 316 cannot be modified without  
15 altering the design of the microprocessor 310.

But operation of the microprocessor 310 according to the present invention, however, is not restricted to the conduct of high-level native resource tests via BIST. This is because, in addition to being able to execute the BIST  
20 micro code 316, execution of a special macro instruction, a native bypass macro instruction, places the microprocessor 310 into a native bypass mode whereby native instructions 304 are fetched from memory 301 and routed around the instruction translation logic 313 directly to the native

instruction bus 317 for execution by the execution logic 318, 319. This is a powerful feature for diagnostic testing because this added capability allows the development of test programs that are coded in native micro code. Follow-on  
5 test programs and diagnostic tools can now be developed that explicitly specify native resources 319 in contrast to the indirect specification that has been heretofore required.

When a native bypass macro instruction is executed, the bypass logic 321 disables the control ROM 315 and the  
10 translator 314 via the BYPASS signal group 322. At this point, program control is transferred to a part of memory 301 containing a sequence of native instructions 304. The instruction fetch logic 311 fetches the native instructions 304 over the external instruction bus 303 and sequentially  
15 provides them to the macro instruction bus 312. While the instruction translation logic 313 is disabled, the bypass logic 321 routes the fetched micro instructions directly to the native bus 317. At this point in the operational pipeline, since native instructions are normally executed by  
20 the architectural logic 318 and native logic 319, operation of the microprocessor 310 according to the present invention would appear in every way to be equivalent to that of a present day microprocessor. Yet, in bypass mode, the microprocessor 310 is executing native instructions 304  
25 directly from memory 301. And these sequences of native

instructions can be developed and modified, after the microprocessor 310 is placed in production.

In addition to providing the flexibility to execute micro code 304 directly from memory 301, the present invention enables microprocessor production test engineers to develop straightforward and understandable test code. No longer are complex and obscure sequences of macro instructions required to test specific native logic devices 319; the native logic 319 can be explicitly specified by native instructions 304 that are provided to the microprocessor 310 over the external instruction bus 303.

Another special bypass macro instruction, a native bypass return macro instruction, directs the microprocessor 310 to return program control to a specified memory location containing macro code. When the native bypass return macro instruction is detected at the end of a native instruction sequence, the bypass logic 321 enables normal operation of the instruction translation logic 313 via the bypass signal group 322. When normal operation is enabled, the instruction translation logic 313 resumes decoding macro instructions retrieved from the specified memory location.

Now referring to FIGURE 4, a block diagram 400 is presented illustrating translate stage logic within the microprocessor of FIGURE 3. The block diagram 400 shows a



macro instruction bus 401 that distributes instructions fetched from memory (not shown) to bypass logic 420, an instruction length decoder 411, a translator 412, and a control ROM 413. Within the bypass logic 420, instructions are provided to mode detection logic 421 and native instruction routing logic 423. The mode detector 421 provides two signals comprising a bypass signal group, BYPASS EN 424 and DISABLE 422. DISABLE 422 is routed to the length decoder 411, the translator 412, and the control ROM 413. BYPASS EN 424 is provided as a control signal to a mux 414. Native instruction outputs from the native instruction router 423, the translator 412, and the control ROM 413 are provided to the mux 414. The mux 414 outputs native instructions to a native instruction bus 415.

In a normal operating mode, macro instructions from an application program are provided over the macro instruction bus 401. Because macro instructions typically do not conform to a fixed length standard, the length decoder 411 evaluates the byte stream over the bus 401 to determine the length in bytes of each macro instruction. The length in bytes of each macro instruction is provided to the translator 412 via a length signal, LEN. The translator 412 accordingly retrieves the number of indicated bytes from the macro instruction bus 401. If a retrieved macro instruction is to be decoded by the translator 412, then the translator

412 performs the translation of the macro instruction into associated native instructions. The native instructions are then provided from the translator 412 to the mux 414. If the retrieved macro instruction is to be decoded by the control ROM 413, then the translator 412 directs the control ROM to perform the translation of the macro instruction into associated native instructions via a handoff signal, HO. In this case native instructions are output for execution from the control ROM 413 to the mux 414.

During normal operation, the mode detector 421 monitors the instructions appearing over the bus 401 to detect a bypass macro instructions. If a native bypass macro instruction is detected, then the mode detector 421 asserts both DISABLE 422 and BYPASS EN 424. In one embodiment, DISABLE 422 inhibits the length decoder 411, the translator 412, and the control ROM 413 from performing instruction translation functions for instruction bytes following the native bypass macro instruction. BYPASS EN 424 enables the routing of native instructions by the native instruction router 423 via the mux 414 for instructions following the native bypass macro instruction.

The translator 412 decodes a native bypass macro instruction into an unconditional jump native instruction directing that program control be transferred to a memory

address containing a native instruction sequence. In one embodiment, the memory address is prescribed by the contents of an architectural register (not shown). In an x86-compatible embodiment, the memory address is prescribed by the contents of register EAX (not shown). Hence, upon translation of a native bypass macro instruction, the unconditional jump native instruction is provided to execution logic (not shown) via the native instruction bus 415. As the unconditional jump native is executed, the target memory address is provided to fetch logic (not shown). The fetch logic thus transfers program control to the target memory address containing a sequence of native instructions.

While in bypass mode, the native instruction router 423 retrieves native instructions from the bus 401 and outputs these natives to the mux 414. BYPASS EN 424 directs the mux 414 to select the native instruction router output stream for transmission to the native instruction bus 415. In one embodiment, all native instructions are of a fixed number of bytes. In a specific embodiment, native instructions are four bytes long.

During the cycles where native instructions are being executed by the microprocessor 310, thereby circumventing instruction translation, the mode detection logic 421

continues to evaluate the incoming byte stream to detect a native bypass return macro instruction, thus directing the microprocessor to return to normal operating mode. When a native bypass return macro instruction is detected, the mode  
5 detector 421 indicates the end of bypass operation by terminating DISABLE 422 and BYPASS EN 424. Hence, instruction translation is resumed and program control is transferred to a return memory address containing a macro instruction for execution by the microprocessor 310. In one  
10 embodiment, the return memory address is the address of a macro instruction following the native bypass macro instruction. In an alternative embodiment, the return memory address is prescribed in an architectural register.

Now referring to FIGURE 5, a block diagram 500 is  
15 presented illustrating how programs consisting of native instructions are used to directly exercise native resources within the microprocessor 503 according to the present invention. The block diagram 500 shows an automated microprocessor tester 501 that is coupled to a test adapter  
20 502. The test adapter 502 provides a test socket 504 for testing a microprocessor 503 according to the present invention. An external memory bus 505 allows the microprocessor 503 to access test programs from a test memory 510. For specific tests, the contents of the memory

510 are loaded by the automated tester 501 via a test program bus 506.

For testing, the a microprocessor sample 503 is connected to the test socket 504. Via the test socket 504,  
5 the test adapter 502 provides all of the signals (not shown) that the microprocessor 503 requires for operation. In addition, all of the microprocessor signals are monitored by the test adapter 502 during each of the tests for proper functionality. Typically, under control of the automated  
10 tester 501, individual test programs are downloaded into test memory 510 via the test program bus 506. Following download of an individual test program into the test memory 510, the microprocessor under test 503 is directed to fetch and execute the instructions in memory 510 to exercise  
15 particular architectural and native resources within. And heretofore, these individual test programs were written using macro code sequences that could not explicitly prescribe native resources. But according to the present invention, native instruction test program sequences can be  
20 now executed directly from memory 510.

The block diagram 500 illustrates the transfer of control from a macro instruction sequence to native test routines and transfer of control back to the macro instruction sequence. As the microprocessor 503 executes

code in the macro instruction sequence, it encounters a native bypass macro instruction, NBRANCH, at designated memory location 511. Execution of the NBRANCH instruction results in control transfer to a bypass target memory location 513 containing a first native instruction in a native test sequence. Following execution of the native instructions in the native sequence, the microprocessor 503 detects a native bypass return macro instruction, XRET, at memory location 514. Execution of the XRET instruction transfers program control back to a bypass return address, 512, where the microprocessor 503 resumes the translation of macro instructions into natives.

By providing the capability to enter into a native execution mode, a microprocessor 503 according to the present invention can be exhaustively and comprehensively tested during production using test programs that are direct and less complex than what has heretofore been provided.

Now referring to FIGURE 6, a timing diagram 600 is presented illustrating how a sample native instruction sequence is employed to directly prescribe tests for a particular native register 319 within the microprocessor 310 according to the present invention. The timing diagram 600 depicts two columns related to the flow of instructions through the microprocessor 310: a column entitled "Macro Ins

Bus" and a column entitled "Native Ins Bus." The Macro Ins Bus column depicts macro instructions that have been retrieved from memory 301 by the fetch logic 311 and which are provided to the instruction translation logic 313 over the macro instruction bus 312. The Native Ins Bus column show the resulting native instructions that are generated by the translate stage logic 323 and which are provided to the native instruction bus 317. Flow of the instructions is depicted with respect to cycles of a microprocessor clock signal. Non-relevant macro instructions before and after instructions of interest are designated by the marks "\*\*\*\*". Non-relevant native instructions are designated by the marks "+++".

During cycle 1, a move macro instruction, designated MOV EAX, *TST1*, is provided over the macro instruction bus 312. More specifically, the move macro instruction has a macro opcode, MOV, that directs the microprocessor 310 to move an immediately supplied memory address, *TST1*, into architectural register EAX. Since this is an instruction that is encountered during normal operating mode, the instruction translation logic 313 decodes the move macro instruction into a corresponding native load instruction, designated LD EAX, *TST1*. More specifically, the native load instruction has a native opcode, LD, that directs the

microprocessor 310 to load an immediate value, *TST1*, into architectural register *EAX*.

During cycle 2, the instruction translation logic 313 provides the native load instruction to the native instruction bus 317, thus directing the microprocessor 310 to store the memory address for a native instruction sequence into architectural register *EAX*. In addition, during cycle 2, a second move macro instruction, *MOV EXB, OUTBFR*, is provided over the macro instruction bus 312. The second move macro instruction directs the microprocessor 310 to place the contents of an output buffer memory location, *OUTBFR*, into architectural register *EBX*. Since the second move instruction is an instruction that is encountered during normal operating mode, the instruction translation logic 313 decodes the it into a corresponding second native load instruction designated as *LD EBX, OUTBFR*. More specifically, the native load instruction has a native opcode, *LD*, that directs the microprocessor 310 to load an immediate value, *OUTBFR*, into architectural register *EBX*.

During cycle 3, the instruction translation logic 313 issues the second native load instruction to the native instruction bus 317, thus directing the microprocessor 310 to store the memory address for the output buffer into register *EBX*. In addition during cycle 3, a native bypass



macro instruction, NBRANCH, is provided over the macro instruction bus 312. In one embodiment, NBRANCH directs the microprocessor 310 to branch to the memory location prescribed in register EAX. Accordingly, the bypass logic  
5 321 detects the native bypass macro instruction and directs the microprocessor 310, via the BYPASS signal group 322 to enter a native bypass mode. Consequently, the instruction translation logic 313 decodes NBRANCH into an unconditional jump native instruction, designated as JMP [EAX], directing  
10 that program control be transferred to the memory location contained within register EAX. As the jump native instruction is generated, branch prediction logic (not shown) within the translate stage 323 directs instruction fetch logic (not shown) to begin fetching instruction bytes  
15 from location *TST1*.

During cycle 4, the jump native instruction is issued to the micro instruction bus 317. Also during cycle 4, a first native instruction, retrieved from memory location *TST1*, is provided via the macro instruction bus 312 to the  
20 bypass logic 321. The first native instruction, LD T1,0, directs the microprocessor 310 to load 0 into explicitly specified native register T1. Hence, because instruction translation has been disabled, the bypass logic 321 routes the first native instruction directly to the micro

instruction bus 317. The first native instruction thus explicitly prescribes a test for native register T1.

During cycles 5 through 100, native instructions that explicitly and directly specify operations to be performed on native registers 319 are retrieved from memory 301 and routed to the micro instruction bus 317 by the bypass logic 321. For example, a native instruction provided over the macro instruction bus 313 during cycle 5, ST [EBX],T1, directs the microprocessor to output the contents of native register T1 to the output buffer. During cycle 6, native instruction NOT T1 directs the microprocessor 310 to logically complement the contents of T1. And during cycle 7, ST [EBX],T1, directs the microprocessor 310 to output the complemented contents of T1 to the output buffer. Native instructions according to the present invention continue to be executed directly from memory up through cycle 1000.

During cycle 1001, a native branch return macro instruction, XRET, is detected by the bypass logic 321. Accordingly, the bypass logic 321, via the BYPASS signal group 322, directs the instruction translation logic 313 to resume decoding macro instructions from the macro instruction bus 312. Hence, the instruction translation logic 313 decodes XRET into an unconditional jump native instruction, designated as JMP [EAX+1], directing the

microprocessor 310 to transfer program control to a macro instruction, NEXT MAC, that follows the bypass macro instruction, NBRANCH, in memory 301. During this cycle, the  
5 to begin fetching macro instructions from the return memory location.

The generation of test programs using understandable native instructions is provided for by the present invention. Test programs can now be developed that are more  
10 compact and that will execute faster because no translation is required.

And as the example of FIGURE 6 illustrates, comprehensive native resource diagnostic routines can be generated using micro code *after the microprocessor 310 has*  
15 *been committed to production.* This is particularly advantageous because micro instructions allow native resources to be explicitly specified. Consequently, the generation of diagnostic programs to test native resources 319 within a microprocessor 310 according to the present  
20 invention no longer requires the level of technical expertise that has heretofore been required. And because straightforward test programs can now be developed through employment of the present invention, test routines will contain fewer mistakes.

Those skilled in the art should appreciate that they can readily use the disclosed conception and specific embodiments as a basis for designing or modifying other structures for carrying out the same purposes of the present invention without departing from the spirit and scope of the invention as defined by the appended claims.

What is claimed is:

- 1 1. An apparatus in a microprocessor for executing  
2 programmed native instructions that are provided  
3 directly to the microprocessor via an external  
4 instruction bus, the apparatus comprising:  
5 instruction translation logic, configured to retrieve  
6 macro instructions provided via the external  
7 instruction bus, and configured to decode each of  
8 said macro instructions into associated native  
9 instructions for execution by the microprocessor;  
10 and  
11 bypass logic, coupled to said instruction translation  
12 logic, configured to disable said instruction  
13 translation logic, and configured to provide the  
14 programmed native instructions for execution by  
15 the microprocessor, thereby bypassing said  
16 instruction translation logic.
- 1 2. The apparatus as recited in claim 1, wherein the  
2 programmed native instructions are provided from a  
3 memory to the external instruction bus.
- 1 3. The apparatus as recited in claim 1, wherein execution  
2 of a native branch macro instruction causes the  
3 microprocessor to transfer program control to the  
4 programmed native instructions.

1 4. The apparatus as recited in claim 3, wherein said  
2 bypass logic comprises:  
3 mode detection logic, configured to detect said native  
4 branch macro instruction within a macro  
5 instruction sequence that is provided to said  
6 instruction translation logic, wherein, upon  
7 detection of said native branch macro instruction,  
8 said mode detection logic directs said instruction  
9 translation logic to cease decoding said macro  
10 instruction sequence following decoding of said  
11 native branch macro instruction.

1 5. The apparatus as recited in claim 4, wherein, said  
2 instruction translation logic decodes said native  
3 branch macro instruction into a native branch native  
4 instruction, and wherein said native branch native  
5 instruction directs the microprocessor to transfer  
6 program control to a native branch target address.

1 6. The apparatus as recited in claim 5, where said native  
2 branch target address is provided in an architectural  
3 register.

- 1 7. The apparatus as recited in claim 4, wherein said  
2 bypass logic further comprises:  
3 a native instruction router, coupled to said mode  
4 detection logic, configured to receive the  
5 programmed native instructions, and configured to  
6 route the programmed native instructions to a  
7 native instruction bus.
- 1 8. The apparatus as recited in claim 4, wherein, said mode  
2 detection logic is also configured to detect a native  
3 branch return macro instruction, said native branch  
4 return macro instruction following the programmed  
5 native instructions, wherein, upon detection of said  
6 native branch return macro instruction, said mode  
7 detection logic directs said instruction translation  
8 logic to resume decoding said macro instruction  
9 sequence.
- 1 9. The apparatus as recited in claim 8, wherein said  
2 instruction translation logic decodes said native  
3 branch return macro instruction into a native branch  
4 return native instruction, and wherein said native  
5 branch return native instruction directs the  
6 microprocessor to transfer program control to a return  
7 address.

1 10. The apparatus as recited in claim 9, wherein said  
2 return address designates a next macro instruction,  
3 said next macro instruction being within said macro  
4 instruction sequence and following said native branch  
5 macro instruction.

1 11. An apparatus, for allowing a micro instruction to be  
2 directly provided from an external instruction bus to  
3 execution logic within a pipeline microprocessor, the  
4 apparatus comprising:  
5 a translator, for receiving macro instructions from a  
6 macro instruction bus, and for translating each of  
7 said macro instructions into associated micro  
8 instructions, said associated micro instructions  
9 being provided to the execution logic via a micro  
10 instruction bus; and  
11 bypass logic, coupled to said translator, for routing  
12 the micro instruction to the execution logic, said  
13 bypass logic comprising:  
14 a mode detector, for detecting a native branch  
15 macro instruction, and for directing that  
16 said translator cease instruction  
17 translation; and  
18 native instruction routing logic, coupled to said  
19 mode detector, for receiving said micro



20 instruction from said macro instruction bus,  
21 and for providing said micro instruction to  
22 said micro instruction bus, thereby  
23 circumventing said translator.

1 12. The apparatus as recited in claim 11, wherein the  
2 external instruction bus typically provides said macro  
3 instructions to the microprocessor.

1 13. The apparatus as recited in claim 11, wherein the  
2 execution logic executes said native branch macro  
3 instruction by transferring program control to a memory  
4 address containing the micro instruction.

1 14. The apparatus as recited in claim 13, wherein said  
2 memory address is provided in an architectural  
3 register.

1 15. The apparatus as recited in claim 11, wherein, said  
2 mode detector is configured to detect a native branch  
3 return macro instruction, wherein, upon detection of  
4 said native branch return macro instruction, said mode  
5 detection logic directs said translator to resume  
6 instruction translation.

1 16. The apparatus as recited in claim 15, wherein the  
2 execution logic executes said native branch return

3 macro instruction by transferring program control to a  
4 return memory address.

1 17. The apparatus as recited in claim 16, wherein said  
2 return memory address contains a next macro  
3 instruction.

1 18. A microprocessor for executing micro instructions  
2 directly from memory, the microprocessor comprising:  
3 translation logic, for receiving macro instructions  
4 from the memory, and for decoding said macro  
5 instructions into corresponding micro instructions  
6 for execution by the microprocessor;  
7 mode detection logic, coupled to said translation  
8 logic, for detecting bypass macro instructions,  
9 and for directing the microprocessor to execute  
10 the micro instructions directly from the memory  
11 rather than via said translation logic, said  
12 bypass macro instructions comprising:  
13 a native branch macro instruction, directing that  
14 program control be transferred to a target  
15 address; and  
16 a native branch return macro instruction,  
17 directing that program control be transferred  
18 to a return address; and

19 an instruction router, coupled to said mode detection  
20 logic, for receiving the micro instructions, and  
21 for routing the micro instructions to execution  
22 logic, thereby bypassing said translation logic.

1 19. The apparatus as recited in claim 18, wherein said mode  
2 detection logic, upon execution of said native branch  
3 macro instruction, directs said translation logic to  
4 cease decoding said macro instructions.

1 20. The apparatus as recited in claim 18, wherein said  
2 target address designates a location in the memory  
3 within which a first one of the micro instructions  
4 resides.

1 21. The apparatus as recited in claim 20, where said target  
2 address is provided in an architectural register.

1 22. The apparatus as recited in claim 18, wherein said  
2 instruction router routes the micro instructions from a  
3 macro instruction bus to a micro instruction bus.

1 23. The apparatus as recited in claim 18, wherein said mode  
2 detection logic, upon execution of said native branch  
3 return macro instruction, directs said translation  
4 logic to resume decoding said macro instructions.


1 24. The apparatus as recited in claim 23, wherein said  
2 return address designates a next macro instruction,  
3 said next macro instruction being one of said macro  
4 instructions.

**ABSTRACT OF THE DISCLOSURE**

An apparatus in a pipeline microprocessor is provided that enables the microprocessor to execute programs written in native instructions to be executed directly from memory, 5 This feature is provided in addition to the conventional capability of executing programs written using macro instructions that conform to a particular instruction set architecture. The apparatus includes instruction translation logic and bypass logic. The instruction 10 translation logic typically retrieves macro instructions from memory that are provided via an external instruction bus. The instruction translation logic decodes each of the macro instructions into associated native instructions for execution by the microprocessor. The bypass logic is 15 coupled to the instruction translation logic. When a special bypass macro instruction is executed, the bypass logic disables the instruction translation logic, and retrieves the native instructions directly from memory for execution by the microprocessor, thereby bypassing the 20 instruction translation logic.

FIG. 1 (Related Art)

Translation of Macro Instructions into Native Instructions



09640148-001600

FIG. 2 (Related Art)

Indirect Specification of Native Register via Macro Instruction

Cycle	Macro Ins Bus	Native Ins Bus
1	ADD [EAX],FFFFFFFFh	***
2	***	LD NR1,[EAX]
3	***	ADD NR1,NR1,FFFFFFFFh
4	***	ST [EAX],NR1

3 CYCLES

200

FIG. 3

*Translator Bypass for Native Instructions*

300






FIG. 4

Translate Stage Logic for Native Instruction Bypass Mode

400




FIG. 5

Using Microcode to Test Native Resources




FIG. 6

Instruction Sequence for Testing Native Registers

600

Cycle	Macro Ins Bus	Native Ins Bus
1	MOV EAX,TST1	+++
2	MOV EBX,OUTBFR	LD EAX,TST1
3	NBRANCH	LD EBX,OUTBFR
4	LD T1,0	JMP [EAX]
5	ST [EBX],T1	LD T1,0
6	NOT T1	ST [EBX],T1
7	ST [EBX],T1	NOT T1
8	+++	ST [EBX],T1
9	+++	+++
10	+++	+++
1001	XRET	+++
1002	NEXT MAC	JMP [EAX+1]
1003	***	NEXT MAC

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re application of:	G. Glenn Henry Terry Parks
Docket:	CNTR:1356
For:	TRANSLATOR BYPASS MODE FOR NATIVE INSTRUCTIONS

DECLARATION AND POWER OF ATTORNEY

Assistant Commissioner for Patents  
Washington, D.C. 20231

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name.

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter claimed and for which a patent is sought on the invention referenced above, the specification of which is attached hereto.



I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment specifically referred to in this declaration.

I acknowledge the duty to disclose information which is material to patentability as defined in Title 37, Code of Federal Regulations, § 1.56.

As a named inventor, I hereby appoint James W. Huffman, Reg. No. 35,549, Richard K. Huffman, Reg. 41,082, and E. Alan Davis, Reg. No. 39,954 my attorneys with full power of substitution and revocation to prosecute this application and transact all business in the U.S. Patent and Trademark Office connected therewith, and also to file and prosecute any corresponding application in any foreign country; and I hereby request that all correspondence and telephone calls be addressed to:

James W. Huffman  
31 N. Tejon, Suite 300  
Colorado Springs, CO 80903  
719.520.0380  
719.623.0141 fax  
jim@huffmanlaw.net

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code, and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Inventor's Name:	Residence and Post Office Address:	Citizenship:	Signature	Date
G. Glenn Henry	411 Lake Cliff Trail Austin, Texas 78746	US		6/30/00
Terry Parks	#6 Carriage House Lane Austin, Texas 78737	US		6-30-00